onsite
Physical Design Engineer - Machine Learning - Apple
ML Engineer
Lead the physical design of next‑generation ML‑accelerated silicon, integrating advanced CAD workflows, Python scripting, and Verilog RTL to deliver high‑performance, low‑power chips for cutting‑edge products.
About the role
Key Responsibilities
- Design and verify physical layouts for ML‑centric silicon blocks, ensuring timing, power, and area targets are met.
- Develop and maintain automated CAD scripts in Python to streamline place‑and‑route, clock‑tree synthesis, and DRC/LVS checks.
- Collaborate with RTL, floorplanning, and packaging teams to integrate design constraints and optimize inter‑layer communication.
- Perform detailed timing analysis, signal integrity, and power estimation using industry‑standard tools.
- Document design decisions, create release notes, and present progress to cross‑functional stakeholders.
Requirements
- Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field.
- 3+ years of experience in physical design for high‑performance silicon, preferably in ML or AI domains.
- Proficiency with EDA tools (Cadence, Synopsys, or equivalent) and scripting in Python.
- Strong knowledge of Verilog/VHDL and digital design principles.
- Excellent problem‑solving skills and ability to work in a fast‑paced, collaborative environment.
Skills
machine learningpythonverilog