B.Tech. in Electronics & Communication Engineering at Indian Institute of Information Technology, Nagpur
AI is analyzing your overall score…
Identifying your key strengths…
Evaluating your skill match against the job requirements…
Assessing your cultural and operational fit
Vedic-Multiplier-using-CMOS-design
April 14, 2025 – April 14, 2025
Transistor-level design, simulation, and layout of a 2-bit Vedic multiplier using CMOS technology with netlist and layout optimization.
View ProjectFive_Stage_Pipelining_RISCV
March 30, 2025 – March 30, 2025
Implemented a Five-Stage Pipelining in RISC-V using a pipelined RISC-V processor, incorporating the standard pipeline stages: Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Memory Access (MEM), and Write-back (WB).
View ProjectWireless-Communication
February 24, 2025 – April 29, 2025
This repository contains all of my work for the course Wireless Communication at IIITN.
View ProjectMicrocontroller-Based-Password-Security-System
January 26, 2025 – January 26, 2025
A microcontroller-based password security system that ensures secure access control.
View ProjectCMOS
January 21, 2025 – April 6, 2025
This repository contains all of my lab work for the course CMOS at IIITN.
View ProjectSmart-Home-Automation-System
January 20, 2025 – January 26, 2025
The Smart Home Automation System is a comprehensive solution that integrates sensors, manual controls, and automated logic to manage lighting, temperature, security, and emergency responses efficiently.
View ProjectCompact-RFID-Antenna-Design
January 20, 2025 – January 20, 2025
This repository showcases the design and simulation of a compact RFID antenna operating at 870 MHz using a meandering technique. The project was aimed to improve power transfer efficiency and reduce the antenna size while maintaining performance.
View ProjectDigital-Image-Processing
January 15, 2025 – March 20, 2025
This repository contains all of my lab work for the course Digital Image Processing at IIITN.
View Project100_Days_of_Verilog
September 15, 2024 – January 23, 2025
100_Days_of_Verilog — GitHub repository
View ProjectCultural Fit Analysis
The candidate's projects are heavily concentrated in hardware design, embedded systems, and digital signal processing, which do not directly align with a 'Data Scientist' target role. While demonstrating technical aptitude, the breadth of skills relevant to data science (e.g., machine learning, statistics, data manipulation, specific programming languages like Python/R) is not evident. This indicates a potential mismatch with the target role's typical requirements.
Soft Skills & Operational Fit
Insufficient data to assess soft skills and operational fit. The candidate's projects indicate a focus on technical implementation.