
Hello I'm interested in Digital Hardware design, computer architecture and Machine Learning.I also know Data science, C, Python etc.
AI is analyzing your overall score…
Identifying your key strengths…
Evaluating your skill match against the job requirements…
Assessing your cultural and operational fit
IISc Bengaluru || Ex-IIT Delhi
Data Scientist
June 13, 2026 – Present
RISC_V_with_ICACHE
December 1, 2024 – December 1, 2024
RISC_V_with_ICACHE — GitHub repository
View Project16-bit-Multicycle-RISC-V-processor
September 21, 2024 – September 21, 2024
I have designed the datapath and tested using verilog on the FPGA board. R-type, I-type, B-type and S-type instruction format has been implemented in the design.The design was verified in Xilinx Vivado. Implemented on FPGA board Tech: Verilog, Xilinx Vivado
View ProjectFreq_divided_by_3
September 18, 2024 – December 1, 2024
This code is used to implement any divided by odd circuits
View ProjectDouble-Gate-Mosfet
April 30, 2024 – April 30, 2024
Double-Gate-Mosfet — GitHub repository
View ProjectBooth-s-Multiplier-with-pipelined.
April 30, 2024 – April 30, 2024
Booth-s-Multiplier-with-pipelined. — GitHub repository
View ProjectRISC_V-Pipelined-with-hazard-units.
April 17, 2024 – September 21, 2024
I've completed a project on Processor design. In which i designed a RISC-V cpu with 37 instructions with a maximum frequency of 110 MHz. There are separate MUXs for selection of all Load, Store and Branch instructions. Alu unit has branch flag which tells whether to take branch or not. Hazard unit was given to remove the data and control hazards.
View ProjectProperty-Rent-Prediction
January 3, 2024 – January 3, 2024
Property-Rent-Prediction — GitHub repository
View ProjectBirthday_Wisher
July 24, 2022 – July 24, 2022
In this project i used smtplib for mailing them at time if their birthdays and i uploaded the code on online host(pythonanywhere.com) which runs everyday
View ProjectCultural Fit Analysis
The candidate's project portfolio is heavily skewed towards hardware design (Verilog, RISC-V), which is not directly aligned with a Data Scientist role. While there are a couple of projects hinting at data science (Property-Rent-Prediction) and Python scripting, the overall breadth of skills relevant to data science is limited. The stated current role as 'Data Scientist' at 'IISc Bengaluru || Ex-IIT Delhi' with a future start date (2026) and no listed skills or detailed responsibilities makes it difficult to assess current cultural fit or experience in the target domain.
Soft Skills & Operational Fit
Insufficient data to assess soft skills and operational fit. The candidate's project descriptions are brief, and no psychometric or English test scores are available.